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Abstract—This paper presents the algorithms of an imple-
mentation of a numerically efﬁcient carbon nanotube transistor
(CNT) model in HSPICE. The model is derived from cubic
spline non-linear approximation of the non-equilibrium mobile
charge density. The spline algorithm exploits a rapid and accurate
solution of the numerical relationship between the charge density
and the self-consistent voltage, which results in the acceleration
of deriving the current through the channel without losing much
accuracy. The output I-V characteristics of the proposed model
have been compared with those of a recent HSPICE implemen-
tation of the Stanford CNT model and published experimental
I-V curves. The results show superior accuracy of the proposed
model while maintaining similar CPU time performance. Two
versions of the HSPICE macromodel implementation have been
developed and validated, one to reﬂect ballistic transport only and
another with non-ballistic effects. To further validate the model
a complementary logic inverter has also been implemented using
the proposed technique and simulated in HSPICE.
I. INTRODUCTION
Transistors using carbon nanotubes (CNTs) have shown the
potential of becoming the basis of next generation integrated
circuits (ICs) [1], [2]. A number of theoretical models have
been proposed to describe the different physical phenomena
within the nanotube channel and their effect on the perfor-
mance of the device [3], [4], [5], [6], [7], [8]. The standard
modelling methodology relies on repetitive numerical evalu-
ation of the Fermi-Dirac integral to obtain the drain-source
current for a given set of terminal potential. Recently improved
approaches have been proposed where the slow iterative
process is replaced by direct calculations using numerically
efﬁcient approximations while still maintaining good accuracy
compared with the basic theory [6], [9]. These new techniques
rely on piece-wise approximation of charge densities, either
linear [6] or non-linear [9] to simplify the numerical calcula-
tion. The improved models have been implemented and tested
in MATLAB and VHDL-AMS [10]. Here we propose a more
practical implementation using the HSPICE macromodelling
language [11]. The model has been validated using sample
transistor circuits and logic gates and demonstrated to compare
favourably in terms of accuracy with the recently released
Stanford HSPICE CNT model. The HSPICE model proposed
here has been demonstrated to have the potential of including
non-ballistic effects in the evaluation of the drain current.
II. CALCULATION OF THE SELF-CONSISTENT VOLTAGE
When voltages are applied to the drain and the source of
a CNT transistor as illustrated in ﬁgure 1, a non-equilibrium
mobile charge is generated in the carbon nanotube channel,
which can be described in 1as follows[1], [12], [13]:
Fig. 1. Structure layout of a top-gate CNT transistor showing components
of the proposed equivalent circuit model with the virtual node for VSC.
ΔQ = q(NS + ND − N0) (1)
where NS is the density positive velocity states ﬁlled by
the source, ND is the density of negative velocity states
ﬁlled by the drain and N0 is the equilibrium electron density.

















D(E)f(E − EF)dE (4)
where D(E) is the density of states, f is the Fermi
probability distribution, E represents the energy levels per
nanotube unit length, and USF and UDF are introduced as
USF = EF − qVSC (5)
UDF = EF − qVSC − qVDS (6)
where EF is the Fermi level, q is the electronic charge and
VSC represents the self-consistent voltage [1] whose presence
in these equations illustrates that the CNT energy band is
affected by external terminal voltages. The self-consistentvoltage VSC is determined by the device terminal voltages and
charges at terminal capacitances by the following non-linear





where Qt represents the charge stored in terminal capaci-
tances and is deﬁned as
Qt = VGCG + VDCD + VSCS + VSubCSub (8)
where CG,C D,C S,C Sub are the gate, drain, source and
substrate capacitances correspondingly and the total terminal
capacitance CΣ is





CSub =2 πk2ε0/ln(4HSub/d) (11)
where d is the diameter of the carbon nanotube, HSub
is the thickness of the SiO2 layer on the substrate, tox
is the thickness of the gate insulator and k1, k2 are the
relative permittivities of the gate and the substrate respectively
[14]. Meanwhile, the capacitances between terminals can be
obtained as follows as reported previously [15].
CG = Cox (12)
CS =0 .097Cox (13)
CD =0 .040Cox (14)
According to the ballistic CNT ballistic transport theory
[1], [15] the drain current caused by the transport of the non-
equilibrium charge across the nanotube can be calculated using














where F0 represents the Fermi-Dirac integral of order 0, k
is Boltzmann’s constant, T is the temperature and  is reduced
Planck’s constant.
The numerical efﬁciency of the ballistic CNT transport
model presented above hinges on an efﬁcient calculation of
the non-equilibrium mobile charge. Piecewise approximation
of the mobile charge based on cubic splines signiﬁcantly
accelerates calculations without losing much accuracy [9]. The
mobile charge can be presented as a function of a single






D(E)f(E − EF − VSC)dE (16)
Hence, a simple spline structure, using n equally spaced
points, can easily be constructed approximate the mobile
charge dependence on VSC. If cubic splines are used the
individual polynomial pieces have the following form
Q(VSC)=aiV 3
SC + biV 2
SC + ciVSC + di (17)
where ai, bi, ci and di, i =1 ,...,n − 1 are spline
coefﬁcients. This enables a closed-form solution of the self-
consistent voltage equation (7) as, for each piece, it now
becomes a a polynomial equation of the third order. Thus, the
need for costly Newton-Raphson iterations and evaluations of
Fermi-Dirac integrals is eliminated. Once the self-consistent
voltage VSC is efﬁciently calculated from the closed-form
solutions of equation (7), the total drain current can be directly
obtained from equations (5), (6) and (15).
Figure 2 shows IDS characteristics obtained from a MAT-
LAB simulation, where an example model that uses three
cubic splines, n =4 , and two linear pieces at the ends was
compared with the theoretical curves calculated by FETToy
from equations (3) and (4) correspondingly.
Fig. 2. Drain current characteristics at T = 300K and EF = −0.32eV for
FETToy(solid lines) and 3 pieces cubic spline approximation (dashed lines).
To solve the resulting 3rd order polynomial equations,
Cardano’s method [16] is applied to determine the appropriate
root which represents the correct value of VSC. Since the self-
consistent voltage VSC is directly obtained from the spline
model, the evaluation of the drain current poses no numerical
difﬁculty as energy levels USF, UDF can be found quickly
from equations (5), (6) and IDS can be calculated using
equation (15).
III. HSPICE MACROMODEL IMPLEMENTATION
Having implemented the spline-based numerical model in
MATLAB, HSPICE macromodels of an n-type-like and p-
type-like CNT transistor have been developed. Figure 3 showsthe IDS characteristics of the n-type-like transistor imple-
mented in HSPICE compared with the output current of a
recently reported CNT transistor SPICE model from Stanford
University [17], [18]. DC sweep simulations were carried out
with the gate voltage of 0V to 0.6V with 0.1V step and drain-
source voltage 0V to 0.6V with 0.01V step. Both models
implement near-ballistic transport. Discrepancies in the IDS
current values can be explained by the fact that the Stanford
model considers subband effects which reduce the current[17],
[18].

















Fig. 3. Comparison of Drain current characteristics at T = 300K and
EF = −0.32eV for the proposed HSPICE macromodel and the Stanford
circuit-level model [17], [18].
The spline model has the potential to include arbitrary non-
ballistic effects in and therefore can be used to predict the
performance of non-ideal CNT transistors. Figure 4 shows
the IDS characteristics of the n-type-like CNT transistor
implemented in HSPICE with the elastic scattering effect [18]
and the strain effect on the channel region [19]. Neither of
these effects is included in the Stanford model. The strain
effect can change the band gap of the CNT channel and thus
reduce the drain current, which matches the output results
of the model. It can be seen from the graphs in Figure 4
that the proposed HSPICE model matches more closely the
experimental results presented in Figure 5, especially in terms
of the saturation region region slope, than the Stanford model.
Additionally, to verify the accuracy of the proposed
macromodel, recently reported experimental characteristics
[20] were compared with the spline-based model for d =
1.6nm,tox =5 0 nm,T = 300K and EF = −0.05eV and
presented in Figure 5. It also shows the performance of the
Stanford model under the same conditions. The results show
a close match between the proposed cubic spline macromodel
and experimental measurements, which is more accurate than
the Stanford model while maintaining similar speed as shown
in Table I.
A corresponding p-type-like CNT transistor has also been
implemented in HSPICE and Figure 6 illustrates the corre-

















Fig. 4. Drain current characteristics at T = 300K and EF = −0.32eV
for the proposed HSPICE macromodel with the strain effect [19].





























Fig. 5. Comparison to the experimental results(circlet lines) of the proposed
cubic spline model with n =4(solid lines) and Stanford model (dashed lines)
for d =1 .6nm,tox =5 0 nm,T = 300K and EF = −0.05eV .
sponding IDS characteristics. Both n-type-like and p-type-like
models were used in an analysis of a complementary CMOS-
like CNT inverter. The bulk voltage has also considered to
take into account the effects on the charge densities generated
by the substrate voltage, which is important to reﬂect correctly
the behaviour of p-type-like CNT transistor.
The HSPICE simulation results of the complementary in-
verter are shown in ﬁgure 7. The ﬁgure shows the transfer
characteristic calculated by using a ramp voltage as the input
signal.
The HSPICE macromodel code for the parameter library
and transistor macromodel is shown below.TABLE I
AVERAGE RMS ERRORS AND CPU TIME INIDS COMPARISON TO THE
EXPERIMENTAL RESULTS OF FETTOY MODEL AND THE PROPOSED
NON-BALLISTIC(NB) MODELS FORd =1 .6nm,tox =5 0 nm,T = 300K
AND EF = −0.05eV .




CPU Time[s] 40.32 47.60
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Fig. 6. Drain current characteristics for a p-type CNT transistor HSPICE
macromodel.





.PARAM q=1.60e-19 $ Electronic charge
+ Vcc=’3.0*q’ $ The carbon PI-PI bond energy
+ acc=0.142e-9 $ The carbon PI-PI bond distance
+ a=0.2495e-9 $ The carbon atom distance
+ pi=3.1415926 $ PI, constant
+ h=6.625e-34 $ Planck constant
+ h_ba=1.0552e-34 $ h_bar
+ KB=1.380e-23 $ Boltzmann constant
+ epsr=8.854e-12 $ Dielectric constant in vacuum
+ k=3.9 $ Relative dielectric constant
+ t0=1.5e-9 $ The gate dioxide thickness
+ L=3.0e-8 $ Length of the cnt
+ N0=1.1431e3 $ Flat band mobile charge density
+ Cso=0.097 $ Source capacitance coefficient
+ Cdo=0.040 $ Drain capacitance coefficient
+ Ef=-0.32 $ Fermi level
+ dcnt=1e-9 $ Diameter of CNT
+ T=300 $ Temperature
+ lambda_op=15e-9
$ The Optical Phonon backscattering mean-free-path
+ lambda_ap=500e-9
$ The Acoustic Phonon backscattering mean-free-path
.UNPROTECT
***************************************************




























Fig. 7. Inverter simulation result in HSPICE; input ramps from 0V to 0.6V .
* CNT transistor model using 4-piece cubic spline
*
* File name: cntmodel.sp
***************************************************
* Library file CNmodel.lib provides the spline coefficients
* and the sub-circuit description of the proposed macromodel,
* which sets the node of the device and calculate the current
* of the model.











*Beginning of circuit and device definitions










* Define power supply
Vdd Drain Gnd Vd
Vss Source Gnd 0
Vgg Gate Gnd Vg




CNT Drain Gate Source Sub nCNT Lch=L Efi=Ef dia=dcnt Tox=t0
***************************************************
* Measurements* test nFETs, Ids vs. Vgs
.DC Vdd START=0 STOP=’Supply’ STEP=’0.01’




The complete code for the proposed HSPICE model is now
available on the Southampton Carbon Nanotube Transistor
Modelling website [21] and available for public use.
IV. CONCLUSION
This paper proposes an HSPICE implementation of the
cubic spline based numerically efﬁcient CNT transistor model.
HSPICE simulation results match closely those from MAT-
LAB simulations and also recently published experimental
measurements. Results show that the accuracy of the proposed
HSPICE implementation is superior to that of the state-of-
the-art CNT SPICE model developed at Stanford University,
while maintaining similar simulation speed. The accuracy of
the proposed model can be further increased by inclusion of
other physical effects, speciﬁcally non-ballistic transport. To
demonstrate the feasibility of adding non-ballistic effects, a
version of the model has been developed and implemented in
HSPICE to include elastic scattering and the strain effect.
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